

00260509-042204




FIG. 1




FIG. 2

FIG. 2-1

FIG. 2-1




FIG. 2-2




FIG. 3




FIG. 4

branch instructions:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
BRANCH	1	1	1	1	br mask	c msk	evpip	extended br	Branch Address																									

defbr: A value of 0, 1 or 2 may be specified. If non-zero, the value indicates the the following 1 or 2 micowords will be allowed to execute before the branch operation takes place.

gb: If set, guess that the branch path will be taken, thus prefetch the branch micoword address. Otherwise prefetch the non-branch path. This field is only allowed to be set when defbr=0 or defbr=1.

branch address: branch address conditionally or unconditionally selected.

br_mask: Is decoded to the following options:

- 1) unconditional branch
- 2) branch when $ALU<31>=1$ (<0)
- 3) branch when $ALU<31>=0$ ($>=0$)
- 4) branch when $ALU<31>=1$ OR $ALU<31:0>=0$ ($<=0$)
- 5) branch when $ALU<31>=0$ AND $ALU<31:0>!=0$ (>0)
- 6) branch when $ALU<31:0>=0$ ($=0$)
- 7) branch when $ALU<31:0>=1$ ($!=0$)
- 8) branch when specified context mask = current context
- 9) branch when specified context mask $!=$ current context
- 10) branch on carry-out set
- 11) branch on carry-out clear
- 15) look at extended branch field to further decode branch type

extend_br: branches on various context-swapping signals or other signals

evpip: indicates pipe stage that this branch should be evaluated in

c msk: specifies a context number with which to conditionally branch on.

branch cmd: further specifies the type of branch, e.g., looks at condition codes of some other branch criteria

FIG. 5A

CONTEXT	1	1	1	X	XXXXXXXXXXXXXX	1	0	db	XX	wake-up event	va	XXXXXX	ctx cmd	0
	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Context Descriptors:

1) Wake-up Events

0	= kill	8	= FBI
1	= voluntary	16	= INTER_THREAD
2	= SRAM	32	= PCI_DMA_1
4	= SDRAM	64	= PCI_DMA_2

2) db → branch defer amount

3) va → value of sequence number




FIG. 6

FIG. 7-1
FIG. 7-2

FIG. 7




FIG. 7-1




FIG. 7-2






FIG. 7A

FIG. 7B

SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ




WITH ACTIVE MEMORY OPTIMIZATION



WHERE Trd = RAS to CAS delay
 Tdp = DATA Input to Precharge Delay
 Trp = Time to Precharge

FIG. 8-1
FIG. 8-2

FIG. 8-1
FIG. 8-2








FIG. 8-2

4 WRITES AND 4 READS FOLLOWED BY MORE READS WITH OPTIMIZATION



4 WRITES AND 4 READS WITHOUT OPTIMIZATION



10 CYCLES VS. 14.

FIG. 8A




FIG. 9-1

FIG. 9-2

FIG. 9-1

FIG. 9





FIG. 9-2